


FIG. 1



80




FIG. 3

140		142	
FL		CMI	
28			0
CC	DT	VF	FCCS
130	132	134	136

[illegible]

2015




FIG 5B




FIG. 6

112




FIG. 8




FIG. 9




FIG. 10



FIG. 11




FIG. 12A




FIG. 12B




FIG. 13A




FIG. 13B

210 E




FIG. 14

210F




FIG. 15

210H.

1 Octet




FIG. 17

[illegible]

210I.




FIG. 18




FIG. 19A




FIG. 19B




FIG. 21

311




FIG. 22

400

402

Frame
Arrival

BPC=0; NRC=0
TC=0;
NACKcount=0;
FrmTimer=MaxLife;
Priority=0-3

403
VCS=0
CS=0?

407

In CSS
Interval

409

In PRS
interval

423

In Contention
Window

Transmit segment,
Increment TC

428

Ack
expected?

Valid Ack
received?

Resolve
response

More
segments?

432

BPC=0; NRC=0;
TC=0;
NACKcount=0

442

Indicate
Success

440

End

N

Y

N

Y

N

Y

N

Y

N

Y

N

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

N

N

N

N

N

N

N

N

N

N

N

N

N

N

N

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

N

N

N

N

N

N

N

N

N

N

N

N

N

N

N

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

N

N

N

N

N

N

N

N

N

N

N

N

N

N

N

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

N

N

N

N

N

N

N

N

N

N

N

N

N

N

N

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

N

N

N

N

N

N

N

N

N

N

N

N

N

N

N

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

N

N

N

N

N

N

N

N

N

N

N

N

N

N

N

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

N

N

N

N

N

N

N

N

N

N

N

N

N

N

N

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

N

N

N

N

N

N

N

N

N

N

N

N


N

N

N

FIG. 23

from Step 430 (FIG. 23)



to Step 436 (FIG. 23)

FIG. 24


[illegible]

FIG. 25


[illegible]

FIG. 26




FIG. 27

575




FIG. 28




FIG. 29


[illegible]

FIG.

580




FIG. 31




FIG. 32




FIG. 33




FIG. 34

from FIG. 34

720




FIG. 35

```

graph TD
    762[/Receive Frame from Medium/] --> 764{NCF=1 or multicast address}
    764 -- Yes --> 772[Reassemble (if segment) or decrypt]
    764 -- No --> 766{Does DA = MyAddr?}
    766 -- Yes --> 772
    766 -- No --> 768[Discard frame]
    768 --> 770([Idle])
    772 --> 774[Process Channel Estimation Request]
    774 --> 776{Is MWR Entry present?}
    776 -- Yes --> 778[Replace DA with DA from MWR Entry]
    776 -- No --> 780{Is RBA Entry present?}
    778 --> 780
    780 -- Yes --> 782[Record BPDA (OSA, SA); Restore SA, DA from OSA, ODA]
    780 -- No --> 784[Pass frame to LLC]
    782 --> 784
    784 --> 770

```

FIG. 36




FIG. 37




FIG. 39

740 ✓


744	746	748	750	754	756	752	760	758
Connection Number	Master	SA	SA Frame Size	Min Frame Time	Max Frame Time	Tx Frame Size	Frame Life	Control

FIG. 39A

742 ✓

Connection Number	762
-------------------	-----

FIG. 39B

[illegible]

824

802




FIG. 41

86
5




FIG. 42

838



840



FIG. 45


[illegible]

FIG. 46